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A CMOS current divider is proposed which can handle an input 
current as large as the bias current, i.e. the modulation depth can 
be 100%. The performance of the circuit is nearly independent of 
transistor characteristics. Therefore the circuit is well applicable 
for designs in modern submicron processes. The measured divider 
can be tuned over more than a factor 2. 
Introduction: On-chip integrated circuits often need to be tunable 
to correct for process or temperature variations. However, unpre- 
dictable or unknown device characteristics make it hard to  imple- 
ment tunable linear circuits. In modern submicron CMOS 
technologies, the transistor characteristics can deviate significantly 
from the ideal behaviour. In this Letter a continuously tunable 
current divider is presented which is rather insensitive for MOS 
transistor qualities. Furthermore, the amplitude of the input cur- 
rent may be equal to the bias current. The divider is well suitable 
for analogue video circuits. 
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Fig. 1 Schematic diagrum of tunuble litzeur. c'urrpnt divider 
Circuit description: The current divider, shown in Fig. 1, consists 
of five P-MOS transistors and has a differential input and output. 
The backgates of these transistors are connected to  the same con- 
stant voltage, e.g. the supply voltage. The voltage V, is -0.51VA 
where VI- is the threshold voltage. The value of the tune voltage 
V,,,, is between -V, and V,. The circuit has three special operating 
points where the t r a d e r  is almost linear, namely for Vt,,n, it equals 
-Vo, V, and close to zero. These points are discussed below. 
(i) If V,,,, 5 -Vo, transistor M2 is in parallel with MI ,  and M3 
does not conduct. The input current flows directly to  the output 
without any distortion. The current gain is exactly 1. 
(ii) If VI,, equals V,, M2 is turned off. The gate of M3 is 
grounded, and M3 is in series with M1. It has been proven by Bult 
and Geelen [l] that a current fed to two transistors in series with 
the same gate and backgate voltages splits linearly in a ratio deter- 
mined by the aspect ratios of the MOS transistors, independent of 
the operation mode (the division technique in [l] is used in a digit- 
ally tuned circuit, in contrast to  the proposed circuit here, where 
the tuning is analogue). If V,,,,, is equal to  V,, the situation is sim- 
ilar to  that described in [l]. The current division between M1 and 
M3 is inherently linear. Only a fraction of the input current, deter- 
mined by the aspect ratios of MI and M3, flows to the output. 
Note that the tuning does not affect the bias current of the circuit. 
( 5 )  Besides both extremes, the transfer will also be linear if VI,,, i s  
approximately zero. For V,,,,, = 0, the current division between M2 
and M3 is perfectly linear. However, the current through MI is 
not a linear fraction of the current through M2 and M3. The 
transfer from input current to output current is not perfectly lin- 
ear. However, it appears that, for a tune voltage slightly different 
from zero, overall compensation will occur, resulting in a low dis- 
tortion operating point. 
The transistor M2 is multifunctional. First, if V,,,,, is slightly 
larger than -VI], the current division is not linear. The distortion i s  
mainly determined by the operation modes of the devices. Since 
M3 is in moderate inversion, it has a rather nonlinear drain-source 
resistance. The transistor M2 is needed 1 0  keep the voltage swing 
across M3 small, resulting in a small current through M3. Sec- 
ondly, due to M2, an extra low distortion operating point is intro- 
duced, as described above. Thirdly, thanks to  turning off M2 
when V,,,,,, meets V,, the output noise current is reduced since the 
total impedance is increased. The noise current is determined by 
the series-connection of M I  and M3, disregarding the noise of the 
bias current. 
Meusurement results: The circuit has been realised in a 0Spm 
CMOS process. The WIL dimensions, iu pmipm, are indicated in 
Fig. 1. The bias current I,) i s  equal to  i ' S p A ,  V, is 0.SV and the 
threshold voltage is 0.9V. The substrate of the P-MOS transistors 
is connected to a +3.3V supply voltage. 
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Fig. 2 Cuin G = dIoL,f/d12n, f o r  = 75pA mi V,) = 0.5 V 
The gain G of the circuit is defined by the derivative of the out- 
put current to  the input current, dItlt,,/dl,n. In Fig. 2 the measured 
gain i s  depicted for several values of the tune voltage. The input 
current varies from --7SpA to 75@, which means that the modu- 
lation depth, defined by the ratio of the input current and the bias 
current I,,/I,, varies between -100% and 100%. The gain does not 
roll off for large values of the modulalion depth. This relies on 
two facts. First, the current division technique as described in [ I ]  is 
valid in strong inversion as well as in moderate and weak inver- 
sion. Secondly, when M3 conducts, the 'current can flow from the 
left to the right branch and vice versa. In that case, the current 
through M1 and M2 is never zero even when the input current 
equals plus or minus I,. One can clcarly see that the linearity for 
the extremes, where V,,,,, equals -Vu and V,, is superior. Further- 
more, when the tune voltage varies from .-O.2Vu to OV, the gain 
changes from a convex to a concave shape. This implies that the 
gain must be linear for a particular tune voltage. The tuning range 
i s  determined by the aspect ratio of M1 and twice the aspect ratio 
of M3, due to the balancing. The minimum gain is equal to G,,,,, = 
75475 + 2 x  S O )  = 0.43. 
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The T H D  figures are given in Fig. 3. The differential input cur- 
rent was generated by an on-chip V/I converter consisting of a 
poly-resistor and two op-amps. Again the bias current I, is 75pA. 
The input current has a frequency of 1 kHz and an amplitude of 
SO pA, so the maximum modulation depth i s  66%. The distortion 
due to the VII converter i s  -71dB, which limits the distortion fig- 
ure at point (i) (Fig. 3). For values of ETt, between the points (ii) 
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and (iii), the distortion is mainly determined by M3 since it oper- 
ates in moderate inversion. Owing to the wide transistor M2, the 
current through M3 remains small, resulting in low distortion 
figures. The distortion has a local minimum at a V,,,,,, value of 
-0.15 V,, (point (iii)), which is close to a V,,,!,, value of 0 V, where 
the division between M2 and M3 is linear. For values of V,,,,, 
between the points (iii) and (ii), the distortion is chiefly induced by 
M2, which is somewhere in moderate inversion. The voltage varia- 
tion at input nodes causes a nonlinear current in M2. Owing to 
the drain-source resistance of M3, the voltage variation is reduced, 
leading to  a fairly linear transfer. If V,,,,, equals V,. the circuit is 
not perfectly linear due to second-order effects at the drain of M1 
[l] .  Measurement results of the same circuit with short channel 
devices, i.e. 0 . 5 p ,  show that the distortion at this point is -6dB 
larger, but barely affects the distortion figures for lower values of 
v,,,,,. 
Conclusions: A compact tunable current divider has been pre- 
sented with a low sensitivity for the MOS characteristics and is 
very suitable for fiiture processes. The current modulation depth 
can go up to a 100Y0. The current divider has a worst-case distor- 
tion of -48dB for a modulation of depth 66%. The tuning mecha- 
nism does not affect the bias current of the circuit. which is 
generally an advantage for biasing peripherals. 
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Numerical simulation of local charging 
during plasma etching of a dielectric 
material 
A. Shibkov, M.K. Abatchev, H.K. Kang and M.Y. Lee 
Indexing terms: Plasma. Ultra-large-scale iiiregrntion etching 
Local pattern charging during plasma etching of a dielectric 
material is investigated by means of two-dimensional Monte- 
Carlo simulation. Detailed surface charge and potential 
distributions are presented and analysed. The differential pattern 
charging is shown to induce an electric field which is strong 
enough to cause considerable ion energy reduction and etched 
profile distortion. 
Introduction: The plasma etching process has played a key role in 
integrated circuit manufacture for many years, and it becomes 
even more important nowadays as we enter the era of ultra-large- 
scale integration. However, the etching rate and profile distortions 
of the small features were found to depend on the structure geom- 
etry and process conditions. The etching rate dependence on the 
feature size results in the necessity to do some, sometimes signifi- 
cant, overetching to  achieve equal depths of the features with dif- 
ferent sizes. This in turn increases the cost of manufacturing and 
makes the chips Vulnerable to  damage due to  overetching or fail- 
ure to  clear. Deviations from the desired profile can also lead to 
considerable yield reduction. As a result the dependence of the 
etching rate and profile on both the feature size and the process 
conditions has been widely discussed in the literature [ l  - 91 and 
several attempts have been made to develop the models of the 
etching process [3 - 5 ,  8, 91. In the present Letter we discuss the 
influence of local charging effects on the dielectric material etching 
process. While the important role of local charge buildup during 
the plasma etching of an insulator has been mentioned several 
times [3 - 6, 81, we are aware of only one attempt at numerical 
simulation of local pattern charging during dielectric material 
etching. which was made by Arnold et al. [4]. Despite their impor- 
tance. results presented in [4] were difficult to  interpret because of 
high numerical noise caused by rough discretisation of the angle 
and velocity distributions. 
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Fig. 1 Sciieniutic diiigravi of etching geomvtiy considered in this Letter 
.Ymzerjcd upproaclz: In this Letter we present the results of two- 
dimensional simulation of the local charge buildup caused by 
plasma etching of a trench in the dielectric material. The Monte- 
Carlo procedure was employed in which particle trajectories were 
calculated in a self-consistent electric field. The schematic diagram 
of the structure considered in this Letter is shown in Fig. I .  Peri- 
odic boundary conditions were used at the right and left bounda- 
ries of the modelling region. This is consistent with the geometry 
of some typical submicron structures, for example, memory chips. 
The potential of the metallic substrate was set to zero. Particles 
were generated at the top boundary of the simulation region. We 
took into consideration only electrons and positively charged ions. 
Electrons had an isotropic angle and Maxwellian velocity distribu- 
tion. Ions were considered to hnve 8-function-like energy distribu- 
tion and velocity direction normal to the surface. In our 
simulation we assumed the dielectric material to be perfectly insu- 
lating. We did not take into account any kind of possible charge 
transfer by means of the surface or bulk current or surface dis- 
charge because details of these processes were not clear. In other 
words, the particles impinging the surface of a dielectric were con- 
sidered to remain at the point where they hit the surface. 
Although our model did not include any material-specific parame- 
ters. in the following discussion of our results we refer to  the case 
of SiO: etching as one of the very important processes in semicon- 
ductor manufacturing. 
Resuits urd discussion: To investigate the effects of differential 
charging we simulated potential and surface charge distributions 
in the structure depicted in Fig. 1. For our simulation we have 
chosen the trench depth D ,  = 1 . 2 p ,  width W, = 0 . 3 ~  and the 
thickness of an insulator at the trench bottom, D2 = 0 . 4 ~ ;  the 
distance between the neighbouring trenches, W2, was set to 0.3pm. 
The dielectric constant of the insulator was chosen to be equal to  
1. Ions were considered to be lo4 times heavier than electrons, 
while the absolute value of the ion charge was equal to that of an 
electron. Electron thermal energy and ion energy were equal to 
3eV and 100eV, respectively. The distance between the surface of 
the dielectric material and the top boundary of the simulation 
region was set to 31.”. At this distance the electric field can 
already be considered as one-dimensional in the case of the simu- 
lated structure geometry [5] ,  so that such truncation of the simula- 
tion region is justified. Calculated distributions of the potential 
and charge of the trench surface are shown in Figs. 2 and 3, 
respectively. Fig. 3 shows that the bottom of the trench is charged 
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